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ABSTRACT
Silicon photonics (SiPh) enables compact photonic integrated circuits (PICs), showing superior performance for a wide variety of applica-
tions. Various optical functions have been demonstrated on this platform that allows for complex and powerful PICs. Nevertheless, laser
source integration technologies are not yet as mature, hampering the further cost reduction of the eventual Si photonic systems-on-chip and
impeding the expansion of this platform to a broader range of applications. Here, we discuss a promising technology, micro-transfer-printing
(μTP), for the realization of III-V-on-Si PICs. By employing a polydimethylsiloxane elastomeric stamp, the integration of III-V devices can
be realized in a massively parallel manner on a wafer without substantial modifications to the SiPh process flow, leading to a significant cost
reduction of the resulting III-V-on-Si PICs. This paper summarizes some of the recent developments in the use of μTP technology for realizing
the integration of III-V photodiodes and lasers on Si PICs.
© 2019 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license
(http://creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/1.5120004., s
I. INTRODUCTION
Silicon photonics (SiPh) is emerging as a promising platform
for building complex and powerful photonic integrated circuits
(PICs). Its high index contrast not only allows for ultracompact PICs
but also results in an enhanced light-matter interaction enabling effi-
cient active devices such as high speed modulators. The inherent
advantage of complementary metal-oxide-semiconductor (CMOS)
compatibility of SiPh processes allows for scalable and low-cost pro-
duction of PICs on 200 mm or 300 mm wafers. Nevertheless, the
complicated assembly of light sources with Si PICs leads eventually
to a high product cost, impeding the use of Si PICs in a wider range
of applications.
In the past years, great effort has been devoted to establish-
ing a mature technology for realizing the cost-effective integration
of III-V-on-Si lasers and other noninherent functionalities on Si
PICs. Different approaches have been followed. Among the exist-
ing methods, the monolithic integration of III-V semiconductors on
a Si substrate through heteroepitaxial growth is the ultimate integra-
tion approach.1,2 However promising, this is still at an early stage,
with much work to be done on the integration of these process
modules in the SiPh process flow and demonstrating the reliability
and performance of the resulting devices. From the hybrid integra-
tion approaches, flip-chip integration is mostly adopted in indus-
try. This approach allows us to use the superior characteristics of
readily fabricated devices such as III-V semiconductor lasers, ampli-
fiers, and photodetectors (PDs) and allows for pretesting before
assembly, enhancing the compound yield. The high alignment accu-
racy required in the flip-chip assembly process3–6 makes it diffi-
cult, however, to scale up and reduce the cost of resulting PICs.
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TABLE I. A comparison of different III-V-on-Si wafer-level heterogeneous integration approaches.
Integration CMOS Efficiency of III-V Alignment
Technology density compatibility material use accuracy Throughput Cost Maturity
Flip-chip Low Back-end compatible Medium Medium Low High Mature
Heterogeneous bonding Medium Back-end compatible Medium High High Medium Mature
μTP High Back-end compatible High Medium High Low R&D
Epitaxial growth High Potentially front-end Very high High High Low R&Dcompatible
Heterogeneous integration through die-to-wafer or wafer-to-wafer
bonding has attracted a lot of attention in recent years to over-
come this issue, as in this case the critical alignment of the III-V
structure to the Si waveguide circuit is realized using wafer-scale
lithographic processes. Some foundries are developing a CMOS pro-
cess flow for the wafer-scale realization of III-V-on-Si PICs, where
III-V dies are first distributed on a temporary carrier, e.g., a Si wafer,
by a pick-and-place method and then integrated on the target SiPh
wafer (after its front end processing) through wafer bonding, fol-
lowed by a back-end process flow for the definition of the III-V
structures and the back-end metallization stack.7–9 In this case, the
back-end process flow has to be modified to accommodate the III-V
devices. In addition, the compound yield can be affected, as the III-
V devices can only be tested after they have been integrated on the
SiPh wafer. The simultaneous integration of different III-V mate-
rials/devices on a common substrate, while possible,10 is also still
challenging.
Micro-transfer-printing (μTP) is a novel integration tech-
nique developed by the Rogers group at the University of Illi-
nois in 2004.11,12 This technique allows for the manipulation of
micrometer-sized thin films/thin film devices and enables the trans-
fer of these thin film devices in a massively parallel manner (ensuring
high throughput integration, as a single printing cycle only takes
30–45 s) from a source substrate to a target substrate with high
alignment accuracy. By using this approach, the efficiency of the
use of source materials can be significantly improved and differ-
ent materials/devices can be intimately integrated on a common
substrate. Moreover, this integration requires no modification of
the SiPh back-end process flow, except for a local back-end open-
ing where the devices need to be integrated. Similar to the flip-
chip-like assembly, μTP allows for prefabrication and pretesting
of the devices on its native substrate prior to their integration
on a target Si PIC wafer. The technique in principle also pro-
vides the possibility of the reuse of the III-V substrate, which can
again lead to a cost reduction. A comparison of the pros and
cons of these aforementioned approaches is summarized in Table I.
In this paper, we review our recent results on the heterogeneous
integration of III-V lasers and photodiodes on Si PICs through
the μTP approach. Other groups have activities along similar
lines.13–16
II. CONCEPT OF THE μTP TECHNIQUE
The μTP process is schematically illustrated in Fig. 1.17 A poly-
dimethylsiloxane (PDMS) stamp with a post array (or a single post)
whose size and pitch match those of the device array arranged on
the source wafer is used to pick up and transfer these devices onto
a target wafer. The stamp is fabricated through casting PDMS on
a Si master mold and after releasing, laminating it on a glass car-
rier wafer. Over 300 000 printing cycles18 have been demonstrated
with such stamps. The release of the prefabricated devices from their
native substrate is enabled by incorporating a sacrificial layer in
the epitaxial layer stack between the device layer and the substrate,
which can be selectively etched. As indicated in Fig. 1(b), devices
are patterned on the III-V source wafer and are protected with
an encapsulation layer (typically a photoresist layer in the case of
III-V devices) with local openings to access the release layer, which
is then underetched (using FeCl3:H2O in the case of InP-based
epitaxy), leaving the released devices or material coupons anchored
FIG. 1. Concept of μTP. (a) Schematic of μTP-based integration on 200 mm or
300 mm Si photonic wafers in a parallel manner and (b) prefabrication of III-
V devices on their native substrate and the μTP integration sequence. Repro-
duced with permission from Roelkens et al., in 2018 IEEE Optical Interconnects
Conference (OI) (IEEE, USA, 2018), pp. 13–14. Copyright 2011 IEEE.
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FIG. 2. An example of the integration
of III-V-on-Si lasers on a complex Si
PIC, only requiring a local opening of
the back-end stack and a postprinting
electrical connection between the III-V
optoelectronic device and the Si PIC.
to the substrate by the tether structures while retaining registra-
tion. An example of a complex PIC that can be realized using this
approach is schematically shown in Fig. 2, where two III-V-on-Si
tunable lasers are cointegrated with microheaters and germanium
(Ge) PDs by μTP of prefabricated III-V amplifier structures in a
recess that was defined on the Si PIC.
The pick-up and printing operation are enabled by setting the
peeling velocity of the stamp, due to the rate-dependent adhesion
strength of the device(s) to the stamp.19 In the pick-up step, the
PDMS stamp is first aligned and laminated to the desired devices
on the source wafer and is then pulled back at a high velocity. This
results in a relatively high adhesion strength of the devices to the
stamp, thereby breaking the tethers and attaching the devices to the
stamp. The devices are then aligned to and automatically printed
on the target wafer by laminating the stamp to the target wafer and
slowly retracting the stamp. This results in a low adhesion strength
between the devices and the stamp and leaves the device attached to
the SiPh target wafer (either using van der Waals forces20 or with
an adhesive bonding agent21) together with the encapsulation layer.
The alignment is enabled by locating the center of the codesigned
fiducial marks on both the source device and target substrate—
as seen through the transparent PDMS stamp—through a pattern
recognition function. This way ±1.5 μm (3σ) alignment accuracy is
achieved when printing devices in large arrays. We have observed
in our experiments that better alignment accuracy can be achieved
by reducing the size of the array. If deep submicron alignment
accuracy is required one can make a compromise by μTP material
coupons on the target substrate, followed by a contact UV lithog-
raphy process,22 similar to what is done in die-to-wafer bonding
approaches. The final processing steps on the Si target wafer consist
of removing the encapsulation, passivating the device, and electri-
cally connecting the III-V optoelectronic components to the rest of
the PIC.
III. μTP OF III-V PHOTODIODES ON Si PICs
High-performance PDs are essential elements in Si PICs. Dif-
ferent Ge PD structures with low dark current, high respon-
sivity, high avalanche gain, and high bandwidth have been
demonstrated. Nevertheless, in specific applications which, for
example, require wavelength duplexing or polarization-independent
optical detection or which are to operate outside the classical
telecommunication wavelength window, III-V semiconductor pho-
todiodes are required. As an example, a transceiver for Point-to-
Point Fiber-To-The-Home (PtP FTTH) optical networks at the cen-
tral office side is demonstrated. In this transceiver, an O-band III-V
PD that was proposed for the reception of the O-band upstream
data signal in a polarization-independent way was integrated on
a SiPh fiber-to-chip grating coupler. Duplexing of the upstream
(1310 nm O-band) and downstream (1550 nm C-band) signals is
realized by choosing the cut-off wavelength of the III-V photodiode
to be 1.37 μm.23 Here, the μTP technique is used for the integra-
tion of such O-band III-V PDs on a SiPh platform for realizing
a 4-channel PtP FTTH transceiver. The concept of the transceiver
is schematically illustrated in Fig. 3, where microring modulators
are used to imprint the downstream signal on the C-band optical
carrier.
The epitaxial layer stack used in this demonstration consists of
a 1 μm thick intrinsic InGaAsP absorbing layer with a cut-off wave-
length of 1.37 μm sandwiched between p-doped and n-doped InP
cladding layers. In addition, a 1 μm thick InGaAs layer was grown
between the device layer stack and the InP substrate to enable releas-
ing the prefabricated PDs. Figure 4(a) depicts the III-V source wafer
FIG. 3. Schematic cross section of a III-V-on-silicon full duplex transceiver using a
III-V photodiode that detects O-band signals and is transparent for C-band signals.
Reproduced with permission from Zhang et al., Opt. Express 25(13), 14290–14299
(2017). Copyright 2017 The Optical Society.
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FIG. 4. The PDs before and after the
μTP process. (a) Microscopic image of
a prefabricated PD array on the III-V
source wafer. (b) A zoomed-in image
of one PD on the source wafer show-
ing the design of the tether structures.
(c) Final realized 4-channel transceiver
with post-processed metal connections.
Reproduced with permission from Zhang
et al., Opt. Express 25(13), 14290–
14299 (2017). Copyright 2017 The Opti-
cal Society.
with a dense square array of PDs with pitch of 100 μm. Figure 4(b)
shows a zoomed-in image of a single device on the source wafer
where the PD mesa is 40 × 30 μm2, and the overall footprint of the
device is around 65 × 65 μm2. A U-shaped P-type metal contact was
deposited on the top of the mesa, leaving a 17 μm wide aperture for
the reception of the upstream and the transmission of the down-
stream signal from and to the same fiber, respectively. The fabricated
O-band PD was released by etching the InGaAs sacrificial layer in an
aqueous FeCl3 solution (1 g:2 ml FeCl3:H2O) for 100 min at 5 ○C.
A detailed description of the fabrication process can be found in
Ref. 24. In the printing step, the U-shape P-type metal contact and
grating coupler itself were used as fiducial markers for the alignment
by the pattern recognition software. Figure 4(c) shows the final real-
ized 4-channel transceiver array. The responsivity of the integrated
PDs for the O-band signal was measured to be 0.39–0.46 A/W, which
is four orders of magnitude higher than that for the C-band sig-
nal, enabling the duplexing of both signals without substantial cross
talk. 10 Gbps operation was successfully demonstrated for both up-
and downstream data signals. A similar concept was also imple-
mented for a C-band SiPh 4-wavelength channel receiver as shown
in Fig. 5. In this case, a 1 μm thick intrinsic InGaAs layer instead
of the InGaAsP layer is used for the C-band signal detection, while
the rest of the layer stack remained the same. This receiver achieved
25 Gbps operation.25 Moreover, parallel μTP using a stamp with 4
posts was demonstrated, resulting in a device printing yield of 98.8%
(83 over 84 printed devices).26 The resulting PIC with integrated PD
array is shown in Fig. 6. Uniform performance was observed in the
characterization, where, for example, the PDs integrated on 1D grat-
ing couplers show a waveguide-referred responsivity of 0.553 A/W
at 1570 nm with a standard deviation of 0.033 A/W. Other than
these classic III-V photodiodes, GaAs metal-semiconductor-metal
(MSM) PDs and Ge PDs were also successfully integrated on a target
wafer of interest (comprising passive SiN and Si waveguide circuits,
respectively).27,28
IV. μTP INTEGRATION OF ETCHED-FACET LASERS ON
Si PICs
Several different approaches are currently being considered for
the integration of laser sources on SiPh PICs through μTP. One
approach that is similar to the coupling scheme used for flip-chip
integration is shown in Fig. 7, where a prefabricated etched-facet
Fabry-Pérot laser is transfer-printed into a predefined recess on the
SiPh target wafer with the bottom of the trench reaching the Si sub-
strate. By properly designing the III-V epitaxial stack and the dimen-
sions of the laser waveguide cross section, the laser output directly
couples to the Si PIC through a codesigned spot-size-converter
defined in the 220 nm thick Si device layer.29 The III-V epitaxial
layer stack used for this demonstration consists of 4 InGaAsP quan-
tum well/barrier pairs (6 nm/12 nm) sandwiched between two 50 nm
FIG. 5. Microscope image of the pas-
sive 4-channel polarization multiplexed
receiver circuit with a zoomed-in view of
a tunable ring filter, a PD transfer-printed
on a 2D fiber grating coupler and the third
channel of the receiver after the PDs
have been integrated.
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FIG. 6. Microscope image of the μTP
C-band III-V PD arrays (with 40 out of
84 devices shown in this image) after
the metallization process, showing well-
aligned printing on both the 2D and 1D
fiber grating couplers. The only failed
device showed a rotation of the PD dur-
ing the printing.
thick InGaAsP separate confinement heterostructure layers. A so-
called Si trident taper structure which, as shown in Fig. 7, effectively
expands the mode size in the lateral dimension is used to interface
with the laser. A 1950 nm thick n-InP cladding layer and 100 nm
undoped InP layer are used to level the III-V active region with the Si
device layer. A 500 nm thick InGaAs sacrificial layer is incorporated
beneath the InP bottom cladding layer to release the prefabricated
devices.
As the laser cavity has to be formed on the III-V source wafer
by etching the facets, a dry etch process was used in the laser defini-
tion to have a smooth and vertical sidewall. A gold deposition on the
FIG. 7. Schematic of the μTP etched-facet Fabry-Pérot laser integrated in a recess
on a Si PIC.
FIG. 8. Microscope image of the bottom surface of released coupons with its long
side perpendicular to the major flat of the wafer, showing a pyramid-shape, related
to the long anisotropic underetch and the finite selectivity of etching between
InGaAs and InP.
etched rear facet was used to enhance the reflectivity. The footprint
of the coupon is 50 × 400 μm2. Note that the etching of the InGaAs
release layer in a FeCl3 aqueous solution is anisotropic.30 Therefore,
to accelerate the undercut and obtain a flat bottom surface (given the
finite selectivity in etching InGaAs with respect to InP), the coupons
are usually arranged at a 45○ or 135○ angle with respect to the cleave
directions of the III-V wafer. Otherwise, a pyramid-shape bottom
surface will be formed after the long release etch, as shown in Fig. 8,
hampering the printing on the flat Si substrate.
FIG. 9. Microscope image of the fabricated devices (after postprocessing the
electrical contacts on the target wafer) with an inset (zoomed-in image) show-
ing the codesigned alignment marks on both target SOI wafer and source coupon.
(b) Measured waveguide-coupled power at 20 ○C. Reproduced with permission
from Juvert et al., Opt. Express 26(17), 21443–21454 (2018). Copyright 2018 The
Optical Society.
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FIG. 10. Schematics of (a) the proposed alignment-tolerant adiabatic taper
structure and (b) the classic piecewise linear taper structure.
FIG. 11. Simulated coupling efficiency (1.55 μm—TE polarization) as a function of
the taper length for a taper structure with 1 μm lateral misalignment.
In this proof-of-concept demonstration, the devices were
printed one by one onto the target SiPh chip without using an adhe-
sive bonding agent. The direct attachment of the III-V device to
the Si substrate provides an enhanced thermal dissipation due to
the high thermal conductivity of Si.31 Figure 9(a) shows a micro-
scope image of the resulting PIC with integrated lasers,29 where the
inset depicts the codesigned marks on the III-V laser coupons and
the Si photonic target wafer used for the alignment through pat-
tern recognition. 17 out of 20 devices were printed on the target
FIG. 12. Mode propagation through the 180 μm long taper structure with a 20 nm
thick BCB bonding layer.
PIC with a resulting absolute alignment accuracy within 1 μm. All of
the integrated lasers exhibited lasing and milliwatt-level waveguide-
coupled optical power was successfully demonstrated, as shown in
Fig. 9(b). However, the spread on the laser characteristics shows
that there is still room for improvement in the laser and coupling
uniformity.
V. μTP INTEGRATION OF III-V-ON-Si EVANESCENT
LASER STRUCTURES
A. Alignment-tolerant adiabatic taper structure
An alternative option for laser realization is evanescent cou-
pling of the III-V gain waveguide to the Si waveguide circuit using an
adiabatic taper structure. This, however, typically requires thicker Si
waveguides (400 nm or above) in order to achieve the phase match
condition and thus allows for an efficient mode conversion between
the III-V/Si and Si waveguide. Here, a waveguide platform consist-
ing of a 400 nm thick crystalline Si device layer on a 2 μm thick
buried oxide layer is used. The waveguide circuits are defined by a
single 180 nm etch step using dry etching and planarized using a
SiO2 chemical mechanical polishing process down to the Si device
layer. The linear III-V/Si taper structures that have been widely
used in evanescently coupled III-V-on-Si devices realized through
die-to-wafer bonding require a stringent alignment accuracy (typ-
ically less than 300 nm), however.32 In order to accommodate the
alignment accuracy provided by the μTP system, we designed a
coupling taper structure that can tolerate up to 1 μm lateral mis-
alignment. Figure 10 schematically illustrates the difference between
FIG. 13. (a) Focused ion beam cross
section image near the III-V taper tip,
showing a 560 nm wide active region. (b)
Microscope image of the prefabricated
SOA array on its native InP substrate.
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FIG. 14. Schematic of the III-V-on-Si DBR laser based on a micro-transfer-printed
prefabricated SOA.
FIG. 15. Microscope image of a target Si PIC with an array of micro-transfer-printed
prefabricated SOAs, (a) prior to and (b) after the metallization.
the new alignment-tolerant III-V-on-Si taper structure and the clas-
sic design. The hybrid waveguide section consists of a 4.5 μm wide
III-V waveguide and an underlying 2.5 μm wide Si waveguide with a
thin benzocyclobutene (BCB) bonding layer. The use of such a wide
Si waveguide results in a strong confinement of the mode in the Si.
In this way, the disturbance to the guided optical mode induced
by any misalignment of the III-V taper structure is significantly
reduced, at the expense of a reduced confinement in the III-V active
region (1.43% per quantum well in the traditional taper structure
vs 0.75% per quantum well in the alignment tolerant scheme). The
optical mode in the III-V/Si taper is converted to the fundamental
mode in the underlying Si waveguide through a linear III-V taper
structure. Then, the broad Si waveguide is narrowed down and con-
nected to a 650 nm wide single TE mode waveguide. The structure
also shows potential for high saturation power semiconductor opti-
cal amplifiers (SOA) due to the reduced confinement in the active
region.33,34
Figure 11 shows the calculated coupling efficiency (TE
polarization—1.55 μm wavelength) as a function of the length of
the III-V taper structure for different BCB bonding thicknesses with
a given lateral misalignment of 1 μm. The III-V taper tip width
was set to be 400 nm, while it was found by simulation that even
an 800 nm wide taper allows for complete mode conversion. The
length of the linear III-V taper structure was set to be 180 μm to
enable a highly alignment-tolerant and process-variation-tolerant
coupling.
Figure 12 shows the optical mode conversion over the taper
structure, where the lateral displacement is set to be 1 μm. The III-V
taper tip is 400 nm wide, the III-V taper structure is 180 μm long,
and the BCB bonding layer is 20 nm. As expected, the hybrid mode
converts to the fundamental Si mode along the taper structure.
B. Prefabrication of μTP-compatible SOAs on their
III-V substrate
The III-V epitaxial layer stack used for the integration of C-
band SOAs/lasers consists of a 60 nm/200 nm intrinsic InP/n-InP
bottom cladding, a 6 quantum well AlInGaAs active region and a
2 μm/285 nm thick p-InP/p-InGaAs top cladding. As demonstrated
in Ref. 35, InAlAs is more suitable for use as the release layer. It
provides a higher etch rate, an improved selectivity to InP, and an
isotropic etching behavior in FeCl3 based etchants, and a 500 nm
thick layer is adopted for the release of the devices. The defini-
tion of the SOA follows the standard processing steps that were
developed for the heterogeneous integration of III-V-on-Si devices
based on die-to-wafer bonding. In order to obtain a “V” shape
mesa cross section and thus a narrow taper tip, an HCl-based wet
etching of the p-InP was used and the taper structure was ori-
ented along the [011] crystal axis.22 Figure 13(a) shows the result-
ing ’V’ shape InP mesa with a 400 nm wide bottom at the taper
tip. To enable autoalignment in the μTP through pattern recog-
nition, a pair of “L”-shaped fiducial marks was defined at the
coupon ends during the p-InP mesa definition. The release was
performed in a 3 ○C aqueous FeCl3 solution, and it took about
80 min due to the high etch rate of InAlAs. Figure 13(b) shows a
microscope image of the released III-V SOA array on the source
wafer.
FIG. 16. Performance of the fabricated
DBR lasers. (a) P-I curve at different tem-
peratures. (b) Representative DBR laser
spectrum.
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FIG. 17. Schematic of the μTP-based III-V-on-Si widely tunable laser.
C. μTP integration of III-V-on-Si DBR lasers
Distributed Bragg Reflector (DBR) lasers are demonstrated
using the proposed tapered III-V SOA structure. The schematic lay-
out of the DBR laser is illustrated in Fig. 14. The waveguide circuits
were fabricated using an e-beam lithography process and a 180 nm
single etch step into the 400 nm thick Si device layer. SOAs with
an overall length of 1360 μm, including the taper structures, were
micro-transfer-printed on the target PIC using a 20 nm thick BCB
bonding layer. The laser cavity is 1800 μm long, formed by a pair
of sidewall-corrugated DBRs36 (period 247 nm, 900 periods, and
600 periods for the rear and front DBR, respectively). All of the
coupons were successfully printed on the target PIC, as shown in
Fig. 15(a), followed by final metallization through a standard lift-
off process. The series resistance of the fabricated devices is about
6 Ω. A waveguide-coupled power over 5 mW is obtained at 20 ○C,
as shown in the Power vs Current (P-I) measurement in Fig. 16(a).
The laser spectrum recorded at a bias current 290 mA is illustrated
in Fig. 16(b), showing up to 40 dB side mode suppression ratio.
D. μTP integration of widely tunable III-V-on-Si lasers
In our earlier work, III-V-on-Si widely tunable lasers have been
demonstrated on a 400 nm SiPh platform through die-two-wafer
FIG. 18. Transmission of a cascade of two ring resonators with 25 μm and
27.5 μm radius, respectively, showing a combined FSR of about 40 nm.
FIG. 19. Microscope image of the fabricated devices after the final metallization
process.
bonding technology,37 in which case the optical mode was fully
transferred from the Si device layer to the III-V amplifier. The laser
exhibited a 40 nm tuning range in the L-band and milliwatt-level
waveguide-coupled output power. To facilitate the μTP-based inte-
gration of such a widely tunable laser, a 2 μm wide waveguide is
now incorporated underneath the amplifier. As discussed above, this
relaxes the alignment requirements at the expense of a reduced con-
finement of the optical mode in the gain region. The laser has a
1.16 mm long linear gain region, as depicted in Fig. 17 along with
two mirrors consisting of a tunable double-ring Vernier filter and
a broadband tunable reflector (implemented using a Mach-Zehnder
FIG. 20. P-I curve of the fabricated tunable laser.
APL Photon. 4, 110803 (2019); doi: 10.1063/1.5120004 4, 110803-8
© Author(s) 2019
APL Photonics ARTICLE scitation.org/journal/app
FIG. 21. Tuning behavior of the fabri-
cated widely tunable laser. (a) Discrete
wavelength tuning over a range of 48 nm
by tuning one ring resonator. (b) Fine
wavelength tuning filling the FSR of the
ring resonator by tuning both ring res-
onators together.
interferometer and a loop mirror). Microheaters (not shown in the
schematic) are integrated post transfer-printing on the ring res-
onators, the phase section, and the tunable reflector for laser tuning
purposes. The overall cavity length is about 3.2 mm long, which
results in a longitudinal mode spacing around 60 pm at a resonance
of the Vernier filter. The ring resonators have a radius of 25 μm
and 27.5 μm, respectively, leading to a combined Vernier FSR over
40 nm in the 1560 nm wavelength range, as a transmission spectrum
through the Vernier filter shows in Fig. 18. The gap between the bus
waveguide and the ring resonator waveguide (both are 650 nm wide)
is 400 nm, which results in a loaded Q-factor of 34.5× 103 and a drop
port loss of 1.3 dB. In the fabrication, 1160 μm long SOAs (includ-
ing a pair of 180 μm long taper structures and a 800 μm straight
SOA waveguide section) were micro-transfer-printed to form the
active region of the laser cavity using a 40 nm BCB bonding layer.
Figure 19 shows an array of tunable lasers after postprocessing. The
series resistance of the micro-transfer-printed SOAs is 15 Ω. A rep-
resentative P-I curve obtained at 20 ○C is shown in Fig. 20, which
reveals a threshold of 70 mA and waveguide-coupled output power
over 2 mW at a bias current of 110 mA. The abrupt changes in the
output power are attributed to mode hops in the laser emission dur-
ing bias current tuning, as is typical in a long laser cavity. This can be
overcome by introducing a phase section in the laser cavity. A wide
wavelength tuning over 48 nm is achieved by adjusting the thermal
dissipation in the microheaters, as the recorded spectra in Fig. 21
illustrate.
VI. CONCLUSION
μTP is a powerful approach to integrate a variety of opto-
electronic components, realized in dense arrays on a III-V source
wafers, on SiPh target wafers. Devices include essential III-V SOAs,
lasers, and photodiodes enabling advanced Si PICs. The technique
is very well suited to massively parallel integration of these devices.
In fact, nearly every material system/device that can be released
from the substrate on which it was fabricated can be μTP. This cre-
ates opportunities for efficiently integrating other optical functions
such as optical isolators, electro-optic modulators, and even elec-
tronic driver circuits (when realized on an SOI substrate) on the
Si photonic platform. It can enable more complex PICs in nont-
elecom wavelength ranges such as the visible (VIS), near-infrared
(NIR), and the mid-infrared (MIR), based on passive Si waveguide
platforms such as SiN (VIS/NIR) and Ge-based (MIR) waveguide
circuits and different III-V semiconductor technologies for light
generation, modulation, and detection. The demonstrations pre-
sented in this paper are mostly based on the transfer printing of
individual devices on target photonic dies. In order to introduce this
technology to industry, wafer-level integration in a massively parallel
way has to be investigated.
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